



COPY PAPERS  
ORIGINALLY FILED

4 AU 2819  
#3  
7-2-02  
84

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Re Application:

Art Unit: 2819

Serial No.: 09/800,145

Filed: March 6, 2001

For: **Recursive Cryptoaccelerator and Recursive VHDL Design of Logic Circuits**

Box Patent Application  
Assistant Director for Patents  
Washington, DC 20231

RECEIVED

JUL 0 1 2002

Technology Center 2100

Sir:

RECEIVED  
JUN 25 2002  
TC 2600 MAIL ROOM

**INFORMATION DISCLOSURE STATEMENT**

In accordance with 37 C.F.R. 1.56, counsel wishes to make of record the attached items of information for the Examiner's consideration in connection with this application. Each item of information contained in this Information Disclosure Statement was cited in a communication from the United States Patent Office in a counterpart foreign application mailed May 31, 2002, which is less than 3 months from this filing. Also enclosed is a form PTO-1449 for the Examiner's convenience in making such consideration of record. Inclusion herein of any particular item of information is not to be construed as an admission that same is prior art.

**The Commissioner is hereby authorized to charge any fees that may be required or credit any overpayment to Deposit Account 18-1167.**

Respectfully submitted,

*David E. Bennett*

David E. Bennett

Registration No. 32,194

RECEIVED

JUL 0 1 2002

Technology Center 2100

Date: June 12, 2002

File No.: 4015-815

P.O. Box 5

Raleigh, NC 27602

Tel: (919) 854-1844

Fax: (919) 854-2084

CERTIFICATE OF MAILING

I HEREBY CERTIFY THAT THIS DOCUMENT IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS FIRST-CLASS MAIL, IN AN ENVELOPE ADDRESSED TO: **ASSISTANT COMMISSIONER FOR PATENTS, WASHINGTON, D.C. 20231**, ON 6/12/02 (Date of Deposit)

Name of Depositor: Kathy Stehle Signature: Kathy Stehle Date of Signature 6/12/02



FORM PTO-1449

**INFORMATION DISCLOSURE CITATION  
IN AN APPLICATION PURSUANT TO  
37 CFR §1.97 & 1.98**

Docket Number: 4015-815	Serial Number: 09/800,145
Applicant: Dent et al.	
Filing Date: March 6, 2001	Group: 2819

U. S. PATENT DOCUMENTS

Examiner						Filing Date	
Initial	Patent No.	Date	Name	Class	Subcl	If Approp.	
A	5,828,590	1998	Chen et al.				

RECEIVED  
JUL 01 2002

Technology Center 2100

RECEIVED  
JUL 01 2002

Technology Center 2100

FOREIGN PATENT DOCUMENTS

							Translation	
		Patent No.	Date	Name	Class	Subcl	Yes	No

OTHER DOCUMENTS (including author, title, date, pages, etc.)

B	Bosselaers, Antoon; Govaerts, Rene; Vandewalle, Joos; "Comparison of three modular reduction functions," Crypto '93, pp. 175-186
C	Wang, Charles C.; Truong, T.K.; Shao, Howard M.; Deutsch, Leslie J.; Omura, Jim K.; Reed, Irving S.; "VLSI Architectures for Computing Multiplications and Inverses in $GF(2^m)$ ," IEEE Transactions on Computers, Vol. C-34, No. 8., August 1985, pp. 709-717

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation not in conformance and not considered. Include copy of this form with next communication to the applicant.